Sheet 1 of 2

U.S. Departme	nt of Cor	nmerce Patent and T	Crademark Office		Atty Docket N	o. :	Serial No.		
U.S. Department of Commerce, Patent and Trademark Office					M-15223 US 10/632,007				
5 INFORMATION DISCLOSURE STATEMENT BY APPLICANT				Applicant					
(Use several sheets if necessary)					Yi Ding				
SEP 2 2 7083	8				Filing Date		Group		
				July 30, 2003		Unassigned 2822			
BANEU	<u> </u>		II C Pai	tent Documents			1 8.000		
*Examiner	T	Document	0.0.1 11	T			Filing Date		
Initial	ļ	Number	Date	Name	Class	Subcla	ss If Appropriate		
	AA								
	AB								
	AC								
	AD								
	AE								
	AF								
	AG								
	AH								
	AI								
	AJ								
	AK								
	AL	·							
	AM								
	AN						7		
	AO			<u> </u>					
	AP								
	AQ								
^	·	OTHER A	RT (Including Au	thor, Title, Date, Pe	rtinent Pages, E	tc.)			
P	AR	Nonvolatile Memo No.: M-12979 US.	ries From Layers		ortions," Filed on	May 16, 2	2003; Attorney Docket		
	AS	To Insulate The Ga Docket No.: M-15	ate From Another 1 203 US.	Element Of An Inte	egrated Circuit,"	Filed on N	ic On A Gate Surface May 16, 2003; Attorney		
	AT						electric In Nonvolatile ttorney Docket No.: M-		
100	AU		To Conductive Fe				h Openings that Allow May 16, 2003; Attorney		
Examiner	M	DOWN X	Date Considered	3-18-0	54				
*EXAMINER citation if not i	r Initial i n confori	f reference considere mance and not consider	d, whether or not dered. Include cop	citation is in confor	rmance with MP	EP 609; D	Praw line through		

		Sheet 2 of 2						
U.S. Department of Commerce, Patent and Trademark Office	Atty Docket No.	Serial No.						
	M-15223 US	10/632,007						
O INFORMATION DISCLOSURE STATEMENT BY APPLICANT	Applicant							
(Use several sheets if necessary)	Yi Ding							
SEP 2 7 7800 y	Filing Date	Group						
SEP 2 7 7808 W	July 30, 2003	Linassigned 282						
OTHER ART (Including Author, Title, Date,	Pertinent Pages, Etc.)							
United States Patent Application No. 10/393,212, ent Fabrication," Filed on March 19, 2003; Attorney Doc	itled "Nonvolatile Memorie ket No.: M-12902 US.	es And Methods Of						
AW United States Patent Application No. 10/411,813, ent Having An Upward Protrusion," Filed on April 10, 20	itled "Nonvolatile Memorie 003; Attorney Docket No.:	es With A Floating Gate M-12903 US.						
AX United States Patent Application No. 10/393,202, ent Structures With Protruding Features," Filed on March	AX United States Patent Application No. 10/393,202, entitled "Fabrication of Integrated Circuit Elements In Structures With Protruding Features," Filed on March 19, 2003; Attorney Docket No.: M-15151 US.							
AY United States Patent Application No. 10/631,941, ent Floating Gates Formed After The Select Gate," Filed US.	United States Patent Application No. 10/631,941, entitled "Nonvolatile Memory Cell With Multiple Floating Gates Formed After The Select Gate," Filed on July 30, 2003; Attorney Docket No.: M-15171 US.							
AZ United States Patent Application No. 10/632,155, ent Channel Transistors," Filed on July 30, 2003; Attorne								
BA United States Patent Application No. 10/631,452, ent Memory Cell Having Multiple Floating Gates," Filed US.	United States Patent Application No. 10/632,154, entitled "Fabrication Of Gate Dielectric In Nonvolatile Memories In Which A Memory Cell Has Mutiple Floating Gates," Filed on July 30, 2003; Attorney							
BB United States Patent Application No. 10/632,154, ent Memories In Which A Memory Cell Has Mutiple Flo Docket No.: M-15230 US.								
BC United States Patent Application No. 10/631,552, ent Fabrication," Filed on July 30, 2003; Attorney Docket	itled "Nonvolatile Memorie t No.: M-12902-1P US.	es And Methods Of						
BD United States Patent Application No. 10/632,186, ent Floating Gates Formed After The Select Gate And Ha Attorney Docket No.: M-15241 US.	itled "Nonvolatile Memory wing Upward Protrusions,"	Cell With Multiple Filed on July 30, 2003;						
BE								
BF								
BG								
ВН								
Examiner Date Considered 3 - 18-	-04							
*EXAMINER: Initial if reference considered, whether or not citation is in concitation if not in conformance and not considered. Include copy of this form w	formance with MPEP 609; ith your communication to	Draw line through applicant.						

								Sheet 1 of 2	
U.S. Department of Commerce, Patent and Trademark Office					Atty Docket No.			Serial No.	
					M-15223 US Unassigned io/			Unassigned 10/636	
INFORMATION DISCLOSURE STATEMENT BY APPLICANT				Applicant(s)					
(Use several sheets if necessary)					Yi Ding				
					Filing Date			Group	
					Filed Herewith		<u> </u>	Unassigned 2830	
			U.S. I	Patent Documents					
*Examiner		Document		Class Substant		011	Filing Date		
Initial	AA	Number 5,402,371	Date 28 Mar. 1995	Name Ono	- -	lass	Subclass	If Appropriate	
\(\)	AB	 	5 Jan. 1999						
- \/		5,856,943		Jenq					
	AC	6,057,575	2 May 2000	Jenq					
	AD	6,130,129	10 Oct. 2000	Chen					
	AE	6,134,144	17 Oct. 2000	Lin et al.					
	AF	6,171,909	9 Jan. 2001	Ding et al.					
	AG	6,200,856	13 Mar. 2001	Chen					
	AH	6,261,903	17 Jul. 2001	Chang et al.					
	AI	6,326,661	4 Dec. 2001	Dormans et al.					
2	/AJ	6,355,524	12 Mar. 2002	Tuan et al.					
(02)	AK	6,365,457	2 Apr. 2002	Choi				-	
		OTHER	ART (Including A	Author, Title, Date, Po	ertinent Pa	iges, E	tc.)		
M	AL			6Mbit NAND Flash I ory Workshop in Mon					
	AM	Naruke, K.; Yamada, S.; Obi, E.; Taguchi, S.; and Wada, M. "A New Flash-Erase EEPROM Cell with A Sidewall Select-Gate On Its Source Side," 1989 IEEE, pages 604-606.							
	AN	Wu, A.T.; Chan T.Y.; Ko, P.K.; and Hu, C. "A Novel High-Speed, 5-Volt Programming EPROM Structure With Source-Side Injection," 1986 IEEE, 584-587.							
	AO	Mizutani, Yoshihisa; and Makita, Koji "A New EPROM Cell With A Sidewall Floating Gate Fro High- Density and High Performance Device," 1985 IEEE, 635-638.							
	AP	Ma, Y.; Pang, C.S.; Pathak, J.; Tsao, S.C.; Chang, C.F.; Yamauchi, Y.; Yoshimi, M. "A Novel High Density Contactless Flash Memory Array Using Split-Gate Source-Side-Injection Cell for 5V-Only Applications," 1994 Symposium on VLSI Technology Digest of Technical Papers, pages 49-50.					ll for 5V-Only		
	AQ	Mih, Rebecca et al. "0.18um Modular Triple Self-Aligned Embedded Split-Gate Flash Memory," 2000 Symposium on VLSI Technology Digest of Technical Papers, pages 120-121.							
	AR	Ma, Yale et al., " Density Flash M		Gate EEPROM (DSC EEE, 3.5.1-3.5.4.	G) Cell in	Contac	tless Array f	or Single Vcc High	
xaminer	1/6	BUREAN	Date Considere	ed 3-18-0	34				
			red, whether or n						

• ·						كتنيب			Silect 2 01 2
U.S. Department of Commerce, Patent and Trademark Office					Atty Docket No.			Serial No.	
					M-15223 US JJ			Unassigned 10 636	
INFORMATION DISCLOSURE STATEMENT BY APPLICANT				M-15223 US Unassigned 0 633 Applicant(s)					
(Use several sheets if necessary)				Yi Ding					
					Filing Date Group				
					Filed Herewith			-Unassigned 2822	
				U.S. I	Patent Documents				
*Exami Initial,	ner		Document Number	Date	Name		Class	Subclass	Filing Date If Appropriate
VA		AS	6,437,360	20 Aug. 2002	Cho et al.				
~	·	AT	6,438,036	20 Aug. 2002	Seki et al.				
		AU	6,486,023	26 Nov. 2002	Nagata				
	·	ΑV	6,541,324	1 Apr. 2003	Wang				
		AW	2002/0064071 A1	30 May 2002	Takahashi et al.				
		AX	2002/0197888 A1	26 Dec. 2002	Huang et al.				
		AY	6,266,278	24 Jul. 2001	Harari et al.				
		AZ	5,901,084	4 May 1999	Ohnakado				
		BA	6,518,618	11 Feb. 2003	Fazio et al.				
		BB	6,541,829	1 Apr. 2003	Nishinohara et al.				
	1	BC	6,414,872	2 Jul. 2002	Bergemont et al.				
			OTHER A	RT (Including A	author, Title, Date, Pe	ertiner	nt Pages, E	tc.)	· · · · · · · · · · · · · · · · · · ·
O.		BD	Spinelli, Alessand MOS,"2000 Inter 2000, Seattle, WA	national Conferen	-Mechanical 2D Simu nce on Simulation of 2000	ulation Semio	n of Surfac conductor I	e-and Buried Processes and	-Channel p- l Devices: SISPAD
7 0	/) BE	Kim, K.S. et al. ".	A Novel Dual Str	ing NOR (DuSnor) N 5 IEEE 11.1.1-11.1.4	/lemo	ry Cell Tec	hnolgy Scala	be to the 256 Mbit
		BF	Bergemont, A. et EEPROM and its	al."NOR Virtual Implementation	Ground (NVG)- A N in a 0.5 um Process,"	ew So 1993	caling Cond	cept for Very 1-2.2.4	High Density FLAS
M.	1	BG	Van Duuren, Michiel et al., "Compact poly-CMP Embedded Flash Memory Cells For One or Two Bit Storage," Philips Research Leuven, Kapeldreef 75, B3001 Leuven, Belgium, pages 73-74.						
V .		ВН							
					_				
· · · · · · ·		BI							
								_	
		BJ		1					
			Λ	/ 					
Examin	er <i>for</i>	tha	owar!	Date Considere	d 3-18-C	54			
EXAM	IINER:	Initial i	f reference consider	ed, whether or no	ot citation is in confo	rmano	e with MP	EP 609; Drav	w line through
nunon	II not ir	conform	nance and not consi	dered. Include c	opy of this form with	your	communic	ation to appli	icant.